






# BLOCK DIAGRAM





<b>GIGABYTE</b>			
Title			
<b>BLOCK DIAGRAM</b>			
Size	Document Number		Rev
Custom	<b>GA-M61SME-S2</b>		<b>2.0</b>
Date:	Thursday, March 08, 2007	Sheet	3 of 29


L0\_CADIN\_L10..15 <L0\_CADIN\_L10..15> <11>  
L0\_CADIN\_H10..15 <L0\_CADIN\_H10..15> <11>  
L0\_CLKIN\_L10..11 <L0\_CLKIN\_L10..11> <11>  
L0\_CLKIN\_H10..11 <L0\_CLKIN\_H10..11> <11>  
L0\_CADOUT\_L10..15 <L0\_CADOUT\_L10..15> <11>  
L0\_CADOUT\_H10..15 <L0\_CADOUT\_H10..15> <11>  
L0\_CLKOUT\_L10..11 <L0\_CLKOUT\_L10..11> <11>  
L0\_CLKOUT\_H10..11 <L0\_CLKOUT\_H10..11> <11>






**CPU\_VDD\_RUN = VCORE**  
**CPU\_VDDA\_RUN = VDDA25**  
**VLDT\_RUN = VCC12\_HT**  
**CPU\_VDDIO\_SUS = DDR18V**  
**CPU\_VTT\_SUS = DDRVTT**

---

**VLDT\_A = VCC12\_HT**  
**VLDT\_B = HT12B**








Erratum 133, Revision Guide for AMD NPT 0Fh Processors









Route as 80-Ohm differential impedance  
Keep trace to resistor less than 1" from CPU pin

Erratum 133, Revision Guide for AMD NPT 0Fh Processors

LAYOUT: Route trace 50 mils wide and 500 to 750 mils long between these caps.




VLDT\_RUN\_B is connected to the VLDT\_RUN power supply through the package or on the die. It is only connected on the board to decoupling near the CPU package.



<b>GIGABYTE</b>			
<b>CPU POWER &amp; GND</b>			
Title	Custom		
Size	Document Number	Rev	
	<b>GA-M61SME-S2</b>	<b>2.0</b>	
Date:	Thursday, March 08, 2007	Sheet	7 of 29








**GIGABYTE**

Title			
DDRII TERMINATOR			
Size	Document Number	Rev	
B	GA-M61SME-S2	2.01	
Date:	Thursday, March 08, 2007	Sheet	9 of 29



DDRDET- LOW:  
 DDR1(2.5V) HIGH:  
 DDR2(1.8V)  
 PWM\_MODE: Low:  
 Linear Mode High:  
 PWM Mode

WQ12  
 AP40T03HTO252655pF7.5m  
 WQ12  
 1.5A  
 WQ12  
 AP40T03HTO252655pF7.5m  
 WQ12  
 1.5A

WQ12  
 AP40T03HTO252655pF7.5m  
 WQ12  
 1.5A

WQ12  
 AP40T03HTO252655pF7.5m  
 WQ12  
 1.5A


WQ12  
 AP40T03HTO252655pF7.5m  
 WQ12  
 1.5A

WQ12  
 AP40T03HTO252655pF7.5m  
 WQ12  
 1.5A

WQ12  
 AP40T03HTO252655pF7.5m  
 WQ12  
 1.5A

WQ12  
 AP40T03HTO252655pF7.5m  
 WQ12  
 1.5A

<b>GIGABYTE</b>	
Title: <b>DDRII POWER</b>	
Doc: Document Number	Rev: <b>2.0</b>
<b>GA-M61SME-S2</b>	
Date: Thursday, March 08, 2007	Sheet 10 of 29



**GIGABYTE**


**MCP61-HOST**

**GA-M61SME-S2**

Rev **2.0**

Date: Thursday, March 08, 2007 Sheet 11 of 29

BGASINK\_NB/[12SP2-01A002-91R\_12SP2-01A002-92R\_12SP2-01A002-93R]





<19> ADJ[0..31] ←

### U10 MCP61 4 of 8

- AD0 D14
- AD1 E14
- AD2 A13
- AD3 C14
- AD4 A14
- AD5 B14
- AD6 C15
- AD7 J16
- AD8 G16
- AD9 F16
- AD10 E16
- AD11 D16
- AD12 D16
- AD13 C16
- AD14 D17
- AD15 C17
- AD16 J19
- AD17 J20
- AD18 H20
- AD19 G20
- AD20 F20
- AD21 E20
- AD22 B18
- AD23 C19
- AD24 D20
- AD25 C20
- AD26 D21
- AD27 C21
- AD28 B21
- AD29 H22
- AD30 G22
- AD31 F22

- PCI\_AD0 PCI\_REQ0\*
- PCI\_AD1 PCI\_REQ1\*
- PCI\_AD2 PCI\_REQ2/GPIO40/RS232\_DSR\*
- PCI\_AD3 PCI\_REQ3/GPIO38/RS232\_CTS\*
- PCI\_AD4 PCI\_REQ4/GPIO52/RS232\_SIN\*
- PCI\_AD5
- PCI\_AD6
- PCI\_AD7 PCI\_GNT0\*
- PCI\_AD8 PCI\_GNT1\*
- PCI\_AD9 PCI\_GNT2/GPIO41/RS232\_DTR\*
- PCI\_AD10 PCI\_GNT3/GPIO39/RS232\_RTS\*
- PCI\_AD11 PCI\_GNT4/GPIO53/RS232\_SOUT\*
- PCI\_AD12
- PCI\_AD13
- PCI\_AD14
- PCI\_AD15
- PCI\_AD16
- PCI\_AD17
- PCI\_AD18
- PCI\_AD19
- PCI\_AD20
- PCI\_AD21
- PCI\_AD22
- PCI\_AD23
- PCI\_AD24
- PCI\_AD25
- PCI\_AD26
- PCI\_AD27
- PCI\_AD28
- PCI\_AD29
- PCI\_AD30
- PCI\_AD31

- <19> -C\_BE0 ↔ -C\_BE0 H16
- <19> -C\_BE1 ↔ -C\_BE1 B17
- <19> -C\_BE2 ↔ -C\_BE2 A18
- <19> -C\_BE3 ↔ -C\_BE3 B19

- <19> -FRAME ↔ -FRAME C18
- <19> -IRDY ↔ -IRDY A17
- <19> -TRDY ↔ -TRDY D18
- <19> -STOP ↔ -STOP F18
- <19> -DEVSEL ↔ -DEVSEL E18
- <19> -PAR ↔ -PAR J18
- <19> -PERR ↔ -PERR G18
- <19> -SERR ↔ -SERR H18
- <19> -PCIPME ↔ -PCIPME E22

<19> -PPCIRST ← -PPCIRST R79 33/4 C13

× G14  
PCI\_RESET1\*

× B11  
PCI\_RESET2\*

<23> -IDERST ← -IDERST R82 33/4 F12  
PCI\_RESET3\*

<20> -LPCRST ← -LPCRST R83 33/4 D9  
LPC\_RESET\*

- LPC\_AD0 G10 LAD0
- LPC\_AD1 F10 LAD1
- LPC\_AD2 D10 LAD2
- LPC\_AD3 E10 LAD3

- PCI\_FRAME\* PCI\_FRAME\*
- PCI\_IRDY\* PCI\_IRDY\*
- PCI\_TRDY\* PCI\_TRDY\*
- PCI\_STOP\* PCI\_STOP\*
- PCI\_DEVSEL\* PCI\_DEVSEL\*
- PCI\_PAR PCI\_PAR
- PCI\_PERR/GPIO43/RS232\_DCD\* PCI\_PERR\*
- PCI\_SERR\* PCI\_SERR\*
- PCI\_PME/GPIO30\* PCI\_PME\*

- PCI\_RESET0\*
- PCI\_RESET1\*
- PCI\_RESET2\*
- PCI\_RESET3\*
- LPC\_CLK0 E8 R84 33/4 LPC33 → LPC33 <20>
- LPC\_CLK1 D8 ×

MCP61S-BGA692[10HB1-080692-21R]

- LPC\_PWRDWN#GPI054/EXT\_NMIF# C8 -TP LPC\_PWRDWN 1 → TP15
- LPC\_FRAME\* H10 -LFRAME ↔ -LFRAME <20>
- LPC\_DRQ0/GPIO50\* C9 -LDRQ0 ↔ -LDRQ0 <20>
- LPC\_DRQ1/GPIO15/FANRPM1\* B9 -LDRQ1
- LPC\_SERIRQ J10 SERIRQ → SERIRQ <20>

- G12 -REQ0 → -REQ0 <19>
- A10 -REQ1 → -REQ1 <19>
- C11 -REQ2 → -REQ2 <19>
- H14 -REQ3 → -REQ3 <19>
- D13 -REQ4

- A9 -GNT0
- C10 -GNT1 → -GNT1 <19>
- B10 -GNT2 → -GNT2 <19>
- J14 -GNT3 → -GNT3 <19>
- C12 -GNT4

- C22 -INTA → -INTA <19>
- D22 -INTB → -INTB <19>
- A22 -INTC → -INTC <19>
- A21 -INTD → -INTD <19>

- B13 PCLK0 R67 22/4 PCICLK1 → PCICLK1 <19>
- F14 PCLK1 R69 22/4 PCICLK2 → PCICLK2 <19>
- D12 ×
- E12 ×
- H12 PCLK4 R227 22/4

J12 PCI\_CLKIN PCI\_CLK FB

- GNT4 R152 8.2K/4 VCC3
- REQ4 R81 8.2K/4 VCC3
- SERIRQ R75 8.2K/4 VCC3
- LDRQ0 R77 8.2K/4 VCC3
- PCIPME R78 8.2K/4 3VDUAL

- PCICLK1 C74 10P/4N/50V/X
- PCICLK2 C75 10P/4N/50V/X
- LPC33 C84 10P/4N/50V/X
- PCI\_CLK FB BC217 100P/4N/50V/X

- <16,25> ACZ\_SDOUT ← ACZ\_SDOUT R241 15K/4/X VCC3 Nvidia comments. 0705
- R41 1K/4
- LFRAME R40 1K/4 Nvidia comments. 0705

**BIOS STRAP:**

- ACZ\_SDOUT
- LFRAME

0 0 = LPC BIOS  
0 1 = PCI BIOS  
1 0 = SPI BIOS(Default)  
1 1 = RESERVED






0.1 use LPC BIOS, 0.2 change to SPI BIOS

**GIGABYTE**


Title: **MCP61-PCI BUS**

Size: Document Number: **GA-M61SME-S2** Rev: **2.01**

Date: Thursday, March 08, 2007 Sheet: 14 of 29



<b>GIGABYTE</b>			
<b>MCP61-SATA/IDE</b>			
Title	Document Number	Rev	2.01
Size Custom	<b>GA-M61SME-S2</b>		
Date:	Thursday, March 08, 2007	Sheet	15 of 29



**SPI BIOS CLK STRAP:**

SPL\_MISO  
S\_CLK

00 = 500KHz  
01 = 1.8MHz  
10 = 2.5MHz  
11 = 25MHz (Default)

MCP61S-BGA692[10HB1-080692-21R]

CLR_CMOS	
SHORT	CLEAR CMOS
OPEN	NORMAL

NOT ADD ICT FOR RTCVDD PIN

GPO1	R213	8.2K/4
GPO2	R214	8.2K/4
GPO3	R215	8.2K/4
GPO4	R27	8.2K/4/X
GPO5	R216	8.2K/4

GPIO10,11:RSMRST-->LOW  
SO POWER PLUG,LOCKER NO CHANGE;  
LOCKER MOVE BY TRIGGER(TEST  
TIMING)


**GIGABYTE**

Title: **MCP61-USB-AC97**

Size Custom: Document Number: **GA-M61SME-S2** Rev: **2.01**

Date: Thursday, March 08, 2007 Sheet: 16 of 29





**MCP61 8 of 8**

P19	GND1	M15
H19	GND2	AK14
AE11	GND3	GND75
D7	GND4	GND76
G27	GND5	GND77
AB7	GND6	GND78
T15	GND7	GND79
U2	GND8	GND80
AC9	GND9	GND81
GND10	GND10	N12
N25	GND11	N14
GND12	GND12	GND82
F17	GND13	AE23
F15	GND14	V19
F13	GND15	M14
F9	GND16	M13
D25	GND17	U18
H17	GND18	U19
D19	GND19	W19
J17	GND20	R9
H13	GND21	N9
AA9	GND22	P12
AE21	GND23	D23
AE19	GND24	AK30
AE15	GND25	H7
AE13	GND26	AB21
AE8	GND27	AB3
AF30	GND28	K9
AK22	GND29	F30
AG19	GND30	N8
AK18	GND31	F7
AG15	GND32	J21
C4	GND33	K1
E30	GND34	AB30
D15	GND35	V30
D11	GND36	GND101
J6	GND37	P30
L6	GND38	GND102
N6	GND39	K30
R6	GND40	H21
U6	GND41	AD26
N22	GND42	A25
M19	GND43	W25
AK1	GND44	U25
J23	GND45	R25
R23	GND46	L25
M18	GND47	J25
N18	GND48	W27
P16	GND49	R27
N15	GND50	L27
R18	GND51	U27
T13	GND52	J9
M17	GND53	AE9
L23	GND54	AG7
P17	GND55	F25
J11	GND56	E19
R16	GND57	AK5
A1	GND58	R4
J13	GND59	V4
M16	GND60	W4
N16	GND61	AC4
N17	GND62	C28
AG11	GND63	T19
N23	GND64	AC13
R14	GND65	AK10
T12	GND66	AE1
R12	GND67	AG4
AC7	GND68	R5
	GND69	A27
	GND70	H11
	GND71	D1
	GND72	AC19
	GND73	AC17
		E29
		A17
		AB4


**MCP61 7 of 8**

AK27	+1.2V1	+1.2V_HT1
AH27	+1.2V2	+1.2V_HT2
AJ27	+1.2V3	+1.2V_HT3
AG26	+1.2V4	+1.2V_HT4
AG25	+1.2V5	
U18	+1.2V6	
N12	+1.2V7	
P14	+1.2V8	
AE23	+1.2V9	
V19	+1.2V10	
M14	+1.2V11	
M13	+1.2V12	
U19	+1.2V13	
W19	+1.2V14	
R9	+1.2V15	
N9	+1.2V16	
P12	+1.2V17	
D23	+1.2V18	
AK30	+1.2V19	
H7	+1.2V20	
AB21	+1.2V21	
AB3	+1.2V22	
K9	+1.2V23	
F30	+1.2V24	
N8	+1.2V25	
F7	+1.2V26	
J21	+1.2V27	
K1	+1.2V28	
AB30	+1.2V29	
V30		
GND101		
P30		
GND102		
K30		
H21		
AD26		
A25		
W25		
U25		
R25		
L25		
J25		
W27		
R27		
L27		
U27		
J9		
AE9		
AG7		
F25		
E19		
AK5		
R4		
V4		
W4		
AC4		
C28		
T19		
AC13		
AK10		
AE1		
AG4		
R5		
A27		
H11		
D1		
AC19		
AC17		
E29		
A17		
AB4		

**MCP61S-BGA692[10HB1-080692-21R]**

AB22	+1.2V_PED1
AE24	+1.2V_PED2
AD22	+1.2V_PED3
AC22	+1.2V_PED4
AC22	+1.2V_PED5
H15	+3.3V1
J15	+3.3V2
AC6	+3.3V3
AC5	+3.3V4
	+3.3V_USB_DUAL1
	+3.3V_USB_DUAL2





<b>GIGABYTE</b>		
<b>MCP61-Power</b>		
Size	Document Number	Rev
Custom	<b>GA-M61SME-S2</b>	<b>2.01</b>
Date:	Thursday, March 08, 2007	Sheet 17 of 29




For MCP61S only

EXP A TXP0	C127	0.1u4/Y5V/16V/Z	EXP A TXP0C
EXP A TXN0	C128	0.1u4/Y5V/16V/Z	EXP A TXN0C
EXP A TXP1	C129	0.1u4/Y5V/16V/Z	EXP A TXP1C
EXP A TXN1	C130	0.1u4/Y5V/16V/Z	EXP A TXN1C
EXP A TXP2	C131	0.1u4/Y5V/16V/Z	EXP A TXP2C
EXP A TXN2	C132	0.1u4/Y5V/16V/Z	EXP A TXN2C
EXP A TXP3	C133	0.1u4/Y5V/16V/Z	EXP A TXP3C
EXP A TXN3	C134	0.1u4/Y5V/16V/Z	EXP A TXN3C
EXP A TXP4	C135	0.1u4/Y5V/16V/Z	EXP A TXP4C
EXP A TXN4	C136	0.1u4/Y5V/16V/Z	EXP A TXN4C
EXP A TXP5	C137	0.1u4/Y5V/16V/Z	EXP A TXP5C
EXP A TXN5	C138	0.1u4/Y5V/16V/Z	EXP A TXN5C
EXP A TXP6	C139	0.1u4/Y5V/16V/Z	EXP A TXP6C
EXP A TXN6	C140	0.1u4/Y5V/16V/Z	EXP A TXN6C
EXP A TXP7	C141	0.1u4/Y5V/16V/Z	EXP A TXP7C
EXP A TXN7	C142	0.1u4/Y5V/16V/Z	EXP A TXN7C




PCI SLOT 1,2,3



Title		<b>GIGABYTE</b>	
Size		<b>PCI SLOT 1,2</b>	
Custom	Document Number	<b>GA-M61SME-S2</b>	
Date:	Thursday, March 08, 2007	Sheet	19 of 29
Rev	2.01		



Default	Description
DTR1- 0	En SPI Flash
RTS1- 1	Mid-in/SO2 as SPI SO pin
TXD1- --	
DTR2- 0	PCIRSTx# are push-pull
RTS2- 0	Power-on FAN Duty=50%
TXD2- 0	VID threshold is 0.8V/0.4V









**Power On Strapping Options**

Symbol	value	Description
JP1	Flashseg1_EN	1 Disabled. 0 Flash I/F Address Segment 1 (FFF8_0000h-FFFF_FFFFh, 000E_0000h-000F_FFFFh) is enabled
JP2	SerFlh_SO_SEL	1 FLH_SO2 is selected as the Serial Flash I/F SO pin. 0 FLH_S01 is selected as the Serial Flash I/F SO pin.
JP3	CHIP_SEL	-- Chip selection in configuration.
JP4	BUF_SEL	1 The output buffers of PCIRST1#, PCIRST2#, PCIRST3#, PCIRST4# and PCIRST5# are enhanced open-drain. It drives high about 10-20 ns when the signal transits from low to high, and then Hi-Z. 0 The output buffers are push-pull.
JP5	FAN_CTL_SEL	1 The default value of EC Index 15h / 16h / 17h is 00h 0 The default value of EC Index 15h / 16h / 17h is 40h
JP6	VID_ISEL	1 The threshold voltage of VID is 2.0 / 0.8V 0 The threshold voltage of VID is 0.8 / 0.4V



**GIGABYTE**

**ITE 8716 CX GB LPC IO**


File	Document Number	Rev
Size	Custom	2.01
<b>GA-M61SME-S2</b>		
Date:	Thursday, March 08, 2007	Sheet 20 of 29







MDIO nvidia recommend pull-up to 3VDUAL.



RTL8139C+ should configure to MDux = 0, MLink=1  
MDupActiveState = 0 MLinkActiveState = 1





Enable: N-way, Full duplex, 100Mbps, Link Down Power Saving  
Disable: Isolate, Repeater Mode




GIGABYTE			
RTL 8201CL			
Title	Document Number	Rev	
	GA-M61SME-S2	2.01	
Date	Thursday, March 08, 2007	Sheet	21 of 29


# Hardware Monitor circuits





## SYSTEM FAN



## CPU FAN




## KB & MS




<b>GIGABYTE</b>		
<b>FAN/HWMO KB/MS</b>		
Title		
Size	Document Number	Rev
Custom	<b>GA-M61SME-S2</b>	<b>2.01</b>
Date:	Thursday, March 08, 2007	Sheet 22 of 29








**F USB1**





**F USB2**



**R\_USB**





**1012 EMI**






Gigabyte Confidential Do not copy








**INTEL FRONT AUDIO**

<b>GIGABYTE</b>		
Title		
<b>ALC883</b>		
Size	Document Number	Rev
Custom	<b>GA-M61SME-S2</b>	<b>2.01</b>
Date:	Thursday, March 08, 2007	Sheet 25 of 29




**CD IN**




A3RJ13P/B[11NR6-403006-01\_11NR6-403006-02]  
3RJ+15F[11NR6-403004-11]


**LINE OUT FRONT OUT**




**LINE-IN**




**MIC**





**SURROUND**



**CEN/LFE**




**SURR BACK**



SUR\_DET: cable detect to SB or I/O  
insert cable: low, default : high






**GIGABYTE**

Title		
AUDIO JACK		
GA-M61SME-S2		
Size Custom	Document Number	Rev 2.01
Date: Thursday, March 08, 2007	Sheet 28	of 29




<b>GIGABYTE</b>		
<b>PANEL &amp; BUZZER</b>		
Title	Document Number	Rev
Size	Custom	GA-M61SME-S2
Date:	Sheet	27 of 29


# ATX POWER CONNECTOR



<b>GIGABYTE</b>			
Title <b>ATX CON,BIOS,VDDA25,VCC12_DUAL</b>			
Size Custom	Document Number <b>GA-M61SME-S2</b>	Rev <b>2.01</b>	Date
Date: _____		Sheet 28 of 29	



**BOTTOM PAD CONNECT TO GND THROUGH 8 VIA**



<b>GIGABYTE</b>		
<b>VCORE (PWM ISL6566CR)</b>		
Title	Document Number	Rev
	<b>GA-M61SME-S2</b>	<b>2.01</b>
Date:	Thursday, March 08, 2007	Sheet 29 of 29